Abstmct-A single-stage 5-100 GHz InP MMIC amplifier with an average gain of more than 5.5 dB has been developed. This MMIC distributed amplifier has the highest frequency and bandwidth of operation (5-100 GHz) reported to date for wide-band amplifiers. The average associated (not optimized) noise figure of the MMIC amplifier was approximately 5.8 dB measured over 4-40 GHz. The active devices in this seven-section distributed amplifier were 0.1 p m mushroom gate, InGaAs-InAIAs lattice-matched HEMT's on a semi-insulating InP substrate. Coplanar waveguide was the transmission medium for this 100 GHz MMIC with an overall chip dimension of 500 pm by 860 pm.
I. INTRODUCTION
ILLIMETER-WAVE systems for commercial and M military applications are becoming increasingly important. Present W-band (75-1 10 GHz) radar, communication, and surveillance systems have the disadvantages of being bulky, complex, and expensive because of their waveguide and hybrid integrated circuit components [ 
11.
Monolithic millimeter-wave integrated circuit (MMIC) technology, however, provides an alternative to conventional millimeter-wave component design and system integration, where various circuits can be monolithically integrated on a single chip. Therefore the development of these MMIC's will be the key to miniature, high-volume, low-cost, and potentially higher performance commercial and military systems at these frequencies.
We recently reported the first 94 GHz (90-100 GHz bandwidth) MMIC amplifier, which used InGaAsInAlAs-InP HEMT's on an indium phosphide (InP) substrate [2] . Although discrete InGaAs-channel HEMT's with 94 GHz gain in hybrid amplifiers had been previously demonstrated 131, MMIC amplifiers had only been reported to frequencies below 65 GHz with less than an octave bandwidth [4] . The highest frequency multioctave MMIC distributed amplifier reported had a bandwidth of 0.5-50 GHz [51. The highest frequency coplanar waveguide (CPW) MMIC distributed amplifier had a band- 
DEVICE CHARACTERISTICS
The active device in the MMIC was a lattice-matched In,, ,,Ga,,4,As-In,,,2Al,,,As
HEMT that was also lattice-matched to its semi-insulating 1nP substrate. The cross section of this device is shown in Fig. 1 (where mole fractions are as indicated). The large conduction band discontinuity between InAlAs and InGaAs [lo] and the larger r-L valley separation (0.55 eV) of InGaAs [11l compared with AlGaAs-GaAs make InGaAs-InAIAs more attractive for high-speed device applications. For HEMT's this material structure has the advantages of a higher sheet carrier (two-dimensional electron gas) density, higher low-field electron mobility, higher electron saturated velocity, and higher electron peak velocity. These advantages result in a higher frequency, lower noise HEMT particularly suited for millimeter-wave MMIC applications.
The material structure was grown by molecular beam epitaxy (MBE) on an iron-doped semi-insulating InP substrate. The growth temperature was 490"C, and the corresponding growth rates for both InGaAs and InAlAs were approximately 0.3 pm/h. The unintentional background doping of InGaAs was of the order of 10"/cm3. The mole fraction of indium was 53% in InGaAs and 52% in InAIAs, resulting in a lattice-matched HEMT on InP. For this structure we have measured a sheet carrier density of more than 2.5X1012/cm2, and a 77 K mobility of 28000 cm2/Vs. The undoped InGaAs layer at the top surface improved the breakdown characteristics of the device [121.
Also shown in Fig. 1 is the 0.1 p m mushroom gate of the HEMT, which is very important for its high-frequency performance. The fabrication of this gate is one of the most critical steps of the process. For the gate fabrication of these devices, a bilayer photoresist process using a copolymer layer on top of a PMMA layer was used [13] . The 0.1-pm-long gate of this HEMT was defined by means of commercially available E-beam lithography. However, special care was taken in calibrating the off-axis focus, stigmation, and distortion corrections of this Ebeam machine. The mushroom gate profile was used to reduce the series gate-metal resistance. The metallization ?as evaporated Ti-Pt-Au with a total thickness of 4000 A. A SEM photograph of the 0.1 p m mushroom gate of the InGaAs-InAIAs HEMT is shown in Fig. 2 . The source and drain ohmic contacts were standard alloyed Ni-Au-Ge metallization. Fig. 3 shows a SEM photograph of the device cross section including these source and drain contacts.
DEVICE MODELING
Characterization of 0.1 p m InGaAs-InAlAs HEMT's was performed using a dedicated discrete device mask set before the MMIC's were designed. Both dc and RF parameters of devices with a wide range of gate widths were measured, and these data were used in developing device small-signal equivalent circuit models. The discrete HEMT's used for modeling had gate widths of 50, 100, and 200 p m with a two-finger T-gate structure. These device sizes were chosen so that scaling to an arbitrary gate width could be evaluated. For each gate width group, dc measurements were performed on several devices. Fig. 4 shows a typical measured transconductance and output current of a 100 p m gate width device as a function of the gate-to-source voltage. A maximum extrinsic g,, of 540 mS/mm and a peak intrinsic g,,, of approximatcly 650 mS/mm were obtained. The measured output current-voltage characteristics of a typical 100 p m device are shown in Fig. 5 .
The 0.1 p m InGaAs-InAlAs HEMT's were also characterized at microwave and millimeter-wave frequencies, such as the one shown in Fig. 6 . The S parameters of several devices with gate widths of 50, 100, and 200 p m were measured using an HP 8510B network analyzer. Small-signal equivalent circuit models were then developed from these S parameters and extracted parameter values from dc measurements for each device. Average small-signal equivalent circuit models were then developed for 50, 100, and 200 p m two-finger T-gate discrete devices. Scaling the device gate width was evaluated by comparing the small-signal equivalent circuit model of the 100 p m device with a 50 p m model scaled by 2 and a 200 p m model scaled by 1/2. Although there were differences between the models, reasonable agreement for purposes of circuit design was obtained after a few iterations of reoptimizing the equivalent-circuit models. Fig. 7 shows the equivalent circuit model of the 100 p m device which was used for the MMIC amplifier design. In this model the distributed effects of the input and output probe pads modeled as transmission lines are not shown. We also performed experiments to investigate extrapolations of the equivalent circuit models to frequencies higher than 40 GHz. One experiment performed was to optimize the small-signal equivalent circuit model of a 100 p m device to measured S parameters up to 10 GHz and to compare the model and measured S parameters from 10 to 40 GHz. Although all four S parameters showed a larger phase shift from the model compared with the measured data, the most significant discrepancy in extrapolating this low-frequency equivalent circuit model to higher frequencies was in both the magnitude and phase of SI*. For circuit design purposes, however, the agreement between the model and the measured S parameters was adequate.
From the equivalent circuit model of the 100 p m device shown in Fig. 7 , a unity-current gain ( F , ) of 136 GHz and a unity-power gain frequency (FMax) of 171 GHz were obtained. Current gain ( H 2 , ) as a function of frequency is shown in Fig. 8 , and maximum power gain (MSG/MAG) as a function of frequency is shown in Fig.  9 . Extrapolation of low-frequency current gain with a 6 dB/octave slope results in a unity-current gain of less than 100 GHz, as shown in Fig. 8 . Extrapolating the maximum available power gain (MAG) at a slope of 6 dB/octave from the unconditional stability frequency (FK at which the stability factor becomes greater than 1.0) results in a unity-power gain of 220 GHz. The reason for the differences between the model cutoff frequencies and the 6 dB/octave rules is the presence of the extrinsic parameters in the equivalent circuit model of the device, as shown in Fig. 7 . Therefore FMax and the extrinsic F , are functions of these parasitic elements, some of which (such as gate-metal resistance R G ) do not exactly scale with the gate width. This caused F,, and the extrinsic F , to be slightly different for the 50, 100, and 200 p m devices which had a two-finger T-gate layout with unit finger widths of 25, 50, and 100 p m respectively. It should be noted that these characterizations and the modeling were performed on discrete devices but that the measurements of the HEMT's on the actual MMIC wafer indicated approximately 10% lower F , and FMax than the discrete HEMT's.
IV. CIRCUIT DESIGN A distributed amplifier design approach was chosen for the MMIC because of its insensitivity to variations in device parameters and its equivalent circuit model. This reduced sensitivity of the circuit to device characteristics was particularly important for the 100 GHz design because of large uncertainties in the accuracy of the device equivalent circuit model at those frequencies. A schematic circuit diagram of the seven-section MMIC distributed amplifier is shown in Fig. 10 . The circuit was simulated using commercially available microwave CAD programs (Touchstone of EESof Inc.). The simulation results for the gain and input/output return loss are shown in parts (a> and (b) of Fig. 11 respectively. The CPW losses as a function of frequency were also included in the transmission line model used in the circuit file. These losses, 
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Simulated performance of the MMIC distributed amplifier.
(b) Fig. 1 1 . which include ohmic, dielectric, and radiation components, were obtained from measured CPW characteristics. The simulated results indicated an input return loss and an output loss of better than 10 dB up to 100 GHz, with a reasonably flat gain. Seven 0.1-vm-gate-length HEMT's with different gate widths ranging from 12 to 38 p m were used as the active devices for this amplifier. The HEMT's had an interdigitated layout with two fingers for each device. The interdigitated structure was chosen because of its compatibility with the CPW propagation medium. A scalable small-signal equivalent circuit model was used for these devices in the circuit simulation. The total gate width of all seven devices together was 166 pm.
CPW was chosen as the propagation medium for this MMIC amplifier. Compared with microstrip, a welldesigned millimeter-wave CPW has the advantages of being uniplanar and of exhibiting lower dispersion, lower radiation losses, lower substrate thickness sensitivity, lower inductance, and easier ground plane access. One primary disadvantage of CPW, however, is its higher conduction losses. The ground-to-ground spacing of CPW determines the trade-off between its various parameters, such as dispersion, losses, and substrate thickness sensitivity. The CPW's in the MMIC amplifier were modeled by ideal lossy transmission lines for simulation. The loss factor for the CPW's was estimated from the insertion loss measurements on 50 R CPW's. The layout of the MMIC was such that it attempted to minimize the number of discontinuities. Microstrip discontinuity models with a microstrip substrate thickness of the order of the CPW ground-toground spacing were used in the simulation circuit file to approximate the CPW discontinuities.
In addition to HEMT's and CPW's, the MMIC distributed amplifier had two thin-film resistors for the terminations of its gate and drain transmission lines, and two parallel-plate capacitors. The thin-fiim resistors were made of sputtered TaN, and a 2000-A-thick SiO, layer was used as the dielectric material for the parallel-plate capacitors. Air bridges were used to connect the two CPW ground planes for suppression of the undesired CPW even mode. These air bridges wcre primarily placed at the discontinuities. Standard processing techniques were used for the fabrication of the MMIC wafer. The overall chip dimensions were 500 p m by 860 pm. Fig. 12 shows a microphotograph of the fabricated InP MMIC distributed amplifier.
v. MEASUKliMLINT RI:SLJLTS
The MMIC distributed amplifier was characterized from 1 to 110 GHz. An HP 8510 vector network analyzer was used to make on-wafer S-parameter measurements from 1 to 40 GHz. Fig. 13 shows the measured 1-40 GHz gain and input/output return loss o f the MMIC amplifier. Scalar network analyzers were used to make on-wafer gain measurements of the same MMIC amplifier over 40-60 GHz, 60-75 GHz and 75-1 10 GHz ranges. associated with the accuracy of our measurements rapidly increased above 105 GHz, the gain measurement above this frequency was not considercd reliable and therefore it is not shown. It should be mentioned, however, that the simulated results also indicated the amplifier had gain up to 110 GHz. Fig. 16 shows the composite data from different frequency bands for the measured gain in the InP MMIC distributed amplifier from 5 to 100 GHz. The average gain was more than 5.5 dB from 5 to 100 GHz. This MMIC amplifier actually has gain down to very low frequencies; however the return loss becomes less than 10 dB at frequencies below 5 GHz. The MMIC amplifier was dc biased for maximum gain with a drain-to-source voltage <VD,) of 2.5 V, a gate-to-source voltage (V,;s) of 0 V, and a corresponding drain-to-source current ( IuuJ) of approximately 65 mA.
Although this MMIC distributed amplifier was not designed for optimum low-noise performance, we also mea- sured its noise figure. The on-wafer noise figure measurements were made using Cascade CPW probes and commercially available instruments. Fig. 17 shows the 4-40 GHz associated noise figure of the MMIC amplifier at the maximum gain bias point described. The average associated noise figure over this frequency band was approximately 5.8 dB. Although at present we could not measure the noise figure above 40 GHz because of the frequency limitations of our instruments (from our experience with other lower frequency broad-band distributed amplifiers) it is expected that the noise figure will remain relatively constant up to the cutoff frequency of the distributed amplifier, which is in excess of 110 GHz. It should also be noted that the noise figure results presented are not the minimum noise figure of the MMIC amplifier; this will be further optimized in our future measurements. F r e q u e r c y (GHz) VI. CONCLUSIONS We have reported a single-stage 5-100 GHz InP MMIC amplifier with an average gain of more than 5.5 dB. This MMIC distributed amplifier has the highest frequency and bandwidth of operation (5-100 GHz) reported to date for wide-band amplifiers. This MMIC amplifier had an associated (not optimized) average noise figure of 5.8 dB measured from 4.0 to 40.0 GHz, which was relatively independent of frequency. The active devices in this seven-section distributed amplifier were 0.1 p m mushroom gate, InGaAs-InAlAs lattice-matched HEMT's on a semi-insulating InP substrate. Coplanar waveguide was the transmission medium for this 100 GHz MMIC with an overall chip dimension of 500 p m by 860 pm. This work also demonstrates the application of CPW circuits for 100 GHz MMIC's. 
